| [1] |
WULF W, MCKEE E S. Hitting the memory wall: implications of the obvious[J]. ACM Computer Architechture News, 1994, 23(1): 20-24.
|
| [2] |
ZIDAN M A, STRACHAN J P, LU W D. The future of electronics based on memristive systems[J]. Nature Electronics, 2018, 1(1): 22-29.
doi: 10.1038/s41928-017-0006-8
|
| [3] |
BILL D. The Path to Exascale Computing[R], 2015.
|
| [4] |
HOROWITZ M. Computing’s energy problem (and what we can do about it)[C]//IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). IEEE, 2014:10-14.
|
| [5] |
MEHONIC A, KENYON A J. Brain-inspired computing needs a master plan[J]. Nature, 2022, 604: 255-260.
doi: 10.1038/s41586-021-04362-w
|
| [6] |
WIKIPEDIA. CHARLES M, NEO J, et al. AlphaGo[EB/OL]. (2023-03-29)[2023-04-12].https://en.m.wikipedia.org/wiki/AlphaGo#.
|
| [7] |
MATTHIAS B. GPT-4 has a trillion parameters[EB/OL]. (2023-03-25)[2023-04-12]. https://the-decoder.com/gpt-4-has-a-trillion-parameters/.
|
| [8] |
郭昕婕, 王绍迪. 端侧智能存算一体芯片概述[J]. 微纳电子与智能制造, 2019, 1(2):72-82.
|
| [9] |
蒋明峰. 用于神经网络的浮栅单元向量-矩阵乘法器的研究与设计[D]. 合肥: 中国科学技术大学, 2020.
|
| [10] |
林钰登, 高滨, 王小虎, 等. 基于新型忆阻器的存内计算[J]. 微纳电子与智能制造, 2019, 1(2):35-46.
|
| [11] |
毛海宇, 舒继武, 李飞, 等. 内存计算研究进展[J]. 中国科学:信息科学, 2021, 51(2):173-205.
|
| [12] |
徐丽莹, 杨玉超, 黄如. 基于忆阻器的非易失逻辑研究前沿[J]. 中国基础科学, 2019, 21(2):1-11+27+63.
|
| [13] |
AMBROGIO S, NARAYANAN P, TSAI H, et al. Equivalent-accuracy accelerated neural-network training using analogue memory[J]. Nature, 2018, 558: 60-67.
doi: 10.1038/s41586-018-0180-5
|
| [14] |
JUNG S, LEE H, MYUNG S, et al. A crossbar array of magnetoresistive memory devices for inmemory computing[J]. Nature, 2022, 601(7892): 211-216.
doi: 10.1038/s41586-021-04196-6
|
| [15] |
YAO P, WU H, GAO B, et al. Face classification using electronic synapses[J]. Nature Communications, 2017, 8(1):15199.
doi: 10.1038/ncomms15199
URL
|
| [16] |
NING H, YU Z, ZHANG Q, et al. An in-memory computing architecture based on a duplex two-dimensional material structure for in situ machine learning[J]. Nature Nanotechnol, 2023(18):493-500.
|
| [17] |
AGA S, JELOKA S, SUBRAMANIYAN A, et al. Compute caches[C]//IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2017:481-492.
|
| [18] |
ECKERT C, WANG X, WANG J, et al. Neural cache: bit-serial in-cache acceleration of deep neural networks:10.1109/ISCA.2018.00040[P], 2018.
|
| [19] |
李锟, 曹荣荣, 孙毅, 等. 基于忆阻器的感存算一体技术研究进展[J]. 微纳电子与智能制造, 2019, 1(4):87-102.
|
